xiiregexbuilder

FPGA-Accelerated Regular Expression Matching Engine
git clone https://github.com/maydayv7/xiiregexbuilder

nfa_4.v (2279B)

 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
`timescale 1ns / 1ps

// NFA for regex index 4
module nfa_4 (
    input  wire       clk,
    input  wire       en,
    input  wire       rst,
    input  wire       start,
    input  wire       end_of_str,
    input  wire [7:0] char_in,
    output wire       match,
    output wire       active
);

    // One-hot state register
    reg [16:0] state_reg;
    wire [16:0] next_state;

    assign next_state[0] = 1'b1;
    assign next_state[1] = (state_reg[0] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[2] = (state_reg[1] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[3] = (state_reg[2] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[4] = (state_reg[3] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[5] = (state_reg[4] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[6] = (state_reg[5] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[7] = (state_reg[6] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[8] = (state_reg[7] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[9] = (state_reg[8] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[10] = (state_reg[9] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[11] = (state_reg[10] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[12] = (state_reg[11] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[13] = (state_reg[12] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[14] = (state_reg[13] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[15] = (state_reg[14] && (char_in >= 8'd48) && (char_in <= 8'd57));
    assign next_state[16] = (state_reg[15] && (char_in >= 8'd48) && (char_in <= 8'd57));

    always @(posedge clk) begin
        if (rst || start) begin
            // Reset to start state (one-hot)
            state_reg <= 1 << 0;
        end else if (en) begin
            state_reg <= next_state;
        end
    end

    // Match logic: asserted immediately on accept state (combinational)
    assign match = state_reg[16];

    // Active logic: high if any state other than state 0 is active
    assign active = |state_reg[16:1];

endmodule